SynaptiCAD Product Suite *

SynaptiCAD Product Suite v15.13c


SynaptiCAD Product Suite v15.13c | 118 Mb


SynaptiCAD was founded by electrical engineers to create design tools that helped engineers think critically about their designs. Being engineers themselves, they were frustrated by having to almost complete a design before being able to get simulation results. Our founders decided that there must be a better approach for interacting with design tools and from this simple idea they created SynaptiCAD, a company that creates “tools for the thinking mind”. This idea permeates all of our tool interfaces. With SynaptiCAD’s tools you are able to begin analyzing and simulating design ideas right away without having to complete an entire circuit model or schematic. Our tools automatically handle many of the minor details involved in the design effort, leaving you more time to focus on the bigger picture.

Family of products from SynaptiCAD. The software package developed by SynaptiCAD for the analysis of the schemes. Includes 8 programs for finite element analysis of electronic projects: TestBencher Pro, VeriLogger Pro, WaveFormer Pro, WaveFormer Lite, DataSheet Pro, Timing Diagrammer Pro, BugHunter, Gigawave Viewer. In this system synthesis test performs program TestBencher Pro, which generates the HDL-code for the bus synchronous and asynchronous transactions on time charts, drawn up by the user. SynaptiCAD is a multilevelsystem, as can work together with modeling programs at the levels of RTL, the barrier and the transistor.

Modern integrated CAD VLSI consist of a large number of programs that differ in the orientation of the various design procedures and different types of schemes. The best-known creators of integrated CAD companies are Mentor Graphics, Cadence Design Systems, Synopsys. In addition to these individual programs or group of programs offered by many firms operating in the area of ECAD. One of the known systems of synthesis of tests is SynaptiCAD company Simucad. In thissystem synthesis test performs program TestBencher Pro, which generates the HDL-code for the bus synchronous and asynchronous transactions on time charts, drawn up by the user. The user can adjust the time diagrams, and TestBencher Pro them quickly studied. Modeling bus transaction is accompanied by fixation of unexpected values of signals and transactions.

Functional Modeling (Functional Simulation) allows you to check the correctness of the scheme. For these purposes, the package Libero is used widely known product ModelSim. In addition, for the generation of test actions used product WaveFormer Lite Company SynaptiCAD. Tracing the project to the selected user FPGA by using its own product Designer, who also has a tool for analyzing the temporal characteristics of Designer’s Timer tool, allowing a static analysis of delay of signals on a chip; means placing macros ChipEdit; means the appointment of contacts PinEdit. After placement and routing of the project on a chip using a package of ModelSim executed temporal modeling (timing simulation).

Download:

Code: 

Download Link